`timescale 1ps / 1ps
module MUX(input control,
           input [31:0]a,
           input [31:0]b,
           output [31:0]result);
    
    assign result = control ? b : a;
    
endmodule
